

## S P E C I F I C A T I O N

5 [Title of the Invention]

Apparatus for Converting Clock Frequency in Digital Signal Receiver

[Brief Description of the Drawings]

FIG. 1 is a block diagram of a digital television (TV) receiver;

10 FIG. 2 is a block diagram of a digital TV receiver having a clock frequency converting apparatus according to the present invention; and

FIG. 3 is a detailed circuit diagram of the phase locked loop (PLL) of FIG. 2.

[Detailed Description of the Invention]

15 [Object of the Invention]

[Technical Field of the Invention and Related Art prior to the Invention]

The present invention relates to a digital signal receiver, and more particularly, to an apparatus for selectively converting clock frequency in a digital signal receiver, which detects a frame rate of an input signal and provides a clock frequency corresponding to 20 the frame rate.

In a digital television (TV) broadcast, signals transmitted from a broadcasting station to a TV receiver as well as the signals within a TV are all digital signals, so that a distinct image and clear sound can be produced compared to the case of using analog signals. Digital TV can provide images with one of 18 video broadcast standards, from 25 the standard TV (SDTV) scheme having a 640x480 resolution which is the same as that of the conventional analog NTSC (National Television System Committee) scheme, to a high definition television (HDTV) scheme having a 1920x1080 resolution which is seven times that of the SDTV scheme.

Also, digital TV adopts a DOLBY AC-3 scheme to reproduce a clear stereoscopic

sound. The digital TV also utilizes a highly efficient data compression technology with a compression ratio which is higher than 50:1, so that a broadcasting station can provide more channels. Also, since the digital TV allows bidirectional transmission, the digital TV provides quite different services than those provided in an analog TV.

5 FIG. 1 is a block diagram of a digital TV receiver. The digital TV receiver of FIG. 1 includes an antenna 100, a tuner 102, an intermediate frequency (IF) module 104, a channel decoder 106, a transport stream (TS) decoder 108, an audio decoder 110, an audio signal processor 112, a speaker 114, a video decoder 116, an on-screen graphic mixer (OSGM) 118, a video signal processor 120, a cathode ray tube (CRT) 122 and a  
10 microprocessor 124.

The tuner 102 selects one radio frequency (RF) channel from a broadcasting signal received via an antenna, under the control of a microprocessor 124. The IF module 104 receives the IF frequency from the tuner 102 and converts the IF signal to a baseband signal. The channel decoder 106 channel-decodes the baseband signal  
15 from the IF module 104 to produce a data bit stream. The TS decoder 108 separates audio data, video data and additional data from the data bit stream from the channel decoder 106. The audio decoder 110 receives the audio data and decodes the audio data according to the MPEG standard or Dolby AC-3 standard, and the audio signal processor 112 outputs the decoded audio signal to the speaker 114.

20 The video decoder 116 receives the video data from the TS decoder 108 and decodes the video data according to the MPEG standard, and the OSGM 118 mixes OSG data and the decoded video data under the control of the microprocessor 124. The video signal processor 118 receives the signal from the OSGM 118, processes the signal, and then outputs the processed signal to the CRT 122.

25 The digital TV receiver having the above structure may have an extra tuner for an analog signal. The American Television System Committee (ATSC) standard, a type of digital broadcasting scheme, adopts various frame rates for a digital signal, including 60 Hz, 59.94 Hz, 30 Hz, 29.94 Hz, 24 Hz and 23.97 Hz. Thus, it is necessary to convert the clock frequency selectively according to the frame rate, thereby preventing

omission or redundancy in signal processing.

[Technical Goal of the Invention]

It is an object of the present invention to provide an apparatus for selectively  
5 converting a clock frequency in a digital signal receiver, which can provide a clock  
frequency which depends on frame rates.

[Structure and Operation of the Invention]

To achieve the object of the present invention, there is provided an apparatus for  
10 converting a clock frequency in a digital signal receiver, comprising: a first phase locked  
loop (PLL); a second phase locked loop; a switching portion for selecting a clock  
frequency from one of the first and second phase locked loops according to a  
predetermined control signal; and a controller for controlling the switching portion to  
select and output the clock frequency corresponding to the frame rate of an input digital  
15 signal.

Preferably, the first phase locked loop generates a clock frequency of 74.25 MHz  
and the second phase locked loop generates a clock frequency of 74.175 MHz.

Preferably, when the frame rate of the input digital signal is 60 Hz, 30 Hz or 24 Hz, the  
controller controls the switching portion to select the clock frequency from the first  
20 phase locked loop, and when the frame rate of the input digital signal is 59.94 Hz, 29.97  
Hz or 23.97 Hz, the controller controls the switching portion to select the clock  
frequency from the second phase locked loop.

The present invention will be described in greater detail with reference to the  
appended drawings. FIG. 2 is a block diagram of a digital TV receiver having a clock  
25 frequency converting apparatus according to the present invention. In FIG. 2, which  
shows a digital signal receiver having a clock frequency converting apparatus according  
to the present invention, reference numeral 200 represents a transport stream (TS)  
decoder, reference numeral 202 represents a video decoder, reference numeral 204  
represents an analog-to-digital converter (ADC), reference numeral 206 represents a

format converter, reference numeral 208 represents a phase locked loop (PLL), reference numeral 210 represents a buffer, reference numeral 212 represents a controller, reference numeral 214 represents an on screen graphic mixer (OSGM), and reference numeral 216 represents an oscillator.

5 The ADC 204 converts an analog NTSC signal to a digital signal. The format converter 206 converts the video data VIDEO from the video decoder 202 and the video data VIDEO from the ADC 204 into a predetermined display format. The PLL 208 includes first and second PLLs which generate different clock frequencies, and outputs a clock frequency selected under the control of the controller 212.

10 The controller 212 detects the frame rate from the format converter 206 and controls the PLL 208 such that the clock frequency which corresponds the detected frame rate is output from the PLL 208. In particular, when an analog NTSC signal is input, the controller 212 controls the buffer 210 connected to the PLL 208 such that the clock frequency is applied only to blocks associated with the process of analog NTSC 15 signal.. That is, when video data is being received via the ADC 204, it is unnecessary to provide a clock frequency CLOCK to the video decoder 202. Thus, the controller 212 controls the buffer 210 such that the clock frequency is provided only to the format converter 206 and the OSGM 214.

FIG. 3 is a detailed circuit diagram of the PLL 208 of FIG. 2. As shown in FIG. 3, 20 the PLL 208 includes a first PLL 208a, a second PLL 208b and a switching portion 208c. The first PLL 208a includes a phase comparator 302, a low pass filter 304, a voltage controlled oscillator (VCO) 306 and a frequency divider of 1/N 308. The second PLL 208b includes a phase comparator 402, a low pass filter 404, a VCO 406 and a frequency divider of 1/N 408. In this embodiment, the first PLL 208a generates a clock 25 frequency of 74.25 MHz and the second PLL 208b generates a clock frequency of 74.175 MHz. The switching portion 208c selectively outputs the clock frequency of 74.25 MHz or 74.175 MHz according to a selection signal from the controller 212.

The various frame rates of a digital signal according to the ATSC standard, including 60 Hz, 59.94 Hz, 30 Hz, 29.94 Hz, 24 Hz and 23.97 Hz, are classified into one

of two groups: a first group including 60 Hz, 30 Hz and 24 Hz, and a second group inducing 59.94 Hz, 29.94 Hz and 23.97 Hz.

When input digital signal has a frame rate which is included in the first group, the controller 212 controls the switching portion 208c to selectively output the clock frequency of 74.25 MHz from the first PLL 208a. Meanwhile, when input digital signal has a frame rate which is included in the second group, the controller 212 controls the switching portion 208c to selectively output the clock frequency of 74.175 MHz from the second PLL 208b.

Also, when an NTSC signal with a frame rate of 59.94 Hz which is included in the second group is input via the ADC 204, the controller 212 controls the switching portion 208c to select the clock frequency of 74.175 MHz from the second PLL 208b. In this case, the video decoder 202 does not operate. Thus, the controller 212 controls the buffer 210 to block the provision of the clock frequency CLOCK to the video decoder 202, such that the clock frequency CLOCK is provided to only the format converter 206 and the OSGM 214.

#### [Effect of the Invention]

As described above, the frame rate of an input digital signal is detected and the clock frequency which corresponds to the detected frame rate is provided to only the blocks for the corresponding signal process. Also, in the case where an analog NTSC signal is input, the corresponding clock frequency can be provided to only the blocks for the corresponding signal process. Thus, omission or redundancy in video signal processing can be prevented.